Physical placement of chip components is specific to a given process node at TSMC, such as 3nm or 5nm