Airbender implements the RISC-V 32I+M instruction set, operating in a standard fetch-decode-execute loop. Bytecode is loaded via ROM and processed in chunks of ~4 million cycles. Prover performance can be scaled horizontally by stitching chunks together via memory arguments. The system supports Kernel Mode for ZKsync OS system-level logic.